Digital Logic Design Using Verilog : Coding and Rtl Synthesis
Digital Logic Design Using Verilog : Coding and Rtl Synthesis
Click to enlarge
Author(s): Taraate, Vaibbhav
ISBN No.: 9788132227892
Pages: xxiii, 416
Year: 201605
Format: Trade Cloth (Hard Cover)
Price: $ 303.59
Dispatch delay: Dispatched between 7 to 15 days
Status: Available

This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts. Keeping in view the importance of miniaturization today, the book gives practical information on the issues with ASIC RTL design and how to overcome these concerns. It clearly explains how to write an efficient RTL code and how to improve design performance. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design. The practical orientation of the book makes it ideal for training programs for practicing design engineers and for short-term vocational programs. The contents of the book will also make it a useful read for students and hobbyists.



To be able to view the table of contents for this publication then please subscribe by clicking the button below...
To be able to view the full description for this publication then please subscribe by clicking the button below...